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The power distribution network (PDN) plays an important role in the power 
supply system, especially with the increasing of the working frequency of the integrated 
circuit (IC). A physics-based circuit modeling methodology is proposed in the first 
section. The circuit model is extracted by following the current path in the system PDN 
and the related parameters are calculated based on the cavity model and plane-pair PEEC 
methods. By extracting the equivalent circuit model, the PDN system will be transformed 
into RLC element-based circuit. The role of each part of the system will be easily 
explained and the system behavior could be changed by changing the dominance part 
accordingly. This methodology makes a good contribution to the system level PDN 
troubleshooting and layout design optimization.
Compared with analytical methodologies, the measurement result is more solid 
and convincing. The special part of PDN is that the impedance could be as low as several 
milliohms, and the impedance varies during the frequency, so the accuracy of impedance 
measurement is challenging. Based on all these requirements, a novel PDN low 
impedance measurement methodology is proposed, and a probe based on I-V method is 
designed to support this methodology, which provides a new and practical approach of 
PDN impedance measurement with easy landing, simple setup, lower frequency, and less 
instrument quality dependent advantages. This probe could work in a wide frequency 
range with a relatively sufficient dynamic range.
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1. INTRODUCTION
1.1. SYSTEM LEVEL POWER DISTRIBUTION NETWORK
Power integrity (PI) remains a critical concern in the high-speed system design. A 
system-level power distribution network (PDN) is used to maintain the low power 
distribution noise in the high-power system to guarantee the functionality of the system. 
with the development of modern technology, more current is needed with the increase of 
the circuit density design, while the target voltage ripple is reduced to make sure the 
stability of the PDN voltage supply [1]-[7].
The system-level PDN combines with three parts of PDN usually, they are printed 
circuit board (PCB) PDN, on-PCB package PDN, and chip PDN. Each part of the PDN 
will dominate the impedance at different frequency ranges. The connections between 
them also play an important role with they are connected and work together.
Capacitors are the elements we use to provide the current. Different capacitance 
with the special geometry of the current loop would affect the capacitor's working 
frequency. Each part of the PDN has its working capacitors to supply the current, which 
also means, to decrease the impedance.
PDN power integrity usually needs to be analyzed in both the time domain and 
frequency domain. In the time domain, the characters are usually shown as the stability of 
the voltage and current, the bigger the voltage ripple, the worse the performance. As to 
frequency domain, since the ratio of voltage and current is called impedance, the 
impedance over the chip working frequency is essential since the whole system is to 
support the chip to work in a stable and reliable environment [8] [9].
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To understand how the system level PDN works, we will first talk about the 
PDN separately in three parts, they are PCB PDN, package PDN, and chip PDN. Each 
part has its equivalent circuit model extraction methodology. And then the three parts will 
be cascaded together to provide the voltage supply to the entire system.
Printed circuit board (PCB) power distribution network (PDN) is the source of 
the power supply, usually, the power needs to go through the voltage regulator model 
(VRM), then reach to the PCB and deliver power to integrated circuits (ICs). A PCB 
PDN design in a system consists of multiple power/power-return planes, vias, and 
decoupling capacitors. For a high-speed digital system, multiple DC supplies are 
commonly used in the system, resulting in complicated interconnections of DC supplies. 
More layers of plane routing for signal, power, and ground will help to simplify the 
circuit layout, also the multiple ground layers will provide a stable current reference. In 
the industry, a PCB with 20 to 30 layers are very common. However, this complexity 
causes the difficulty in analyzing how the voltage will be provided at the package side, 
and the current path through these many layers, vias, and capacitors is special for each 
design.
Besides that, this high-density layout also increases the interference between the 
components and makes the system more sensitive to the electromagnetic interference 
(EMI) problems and signal integrity (SI) problems that occur in these high-speed digital 
designs [14]. For a PCB PDN, switching current of ICs from power to power return 
(often denoted “ground” in designs) gives rise to significant noise in the supply voltage. 
The voltage ripple of one DC supply can easily couple to other DC supplies, causing the 
voltage ripple on the other power nets. What is worse, the voltage ripple can couple to the
nearby signals, which may cause noise on the signal receiver side and cause the signal 
errors. Based on the experiment, the radiation of the voltage ripple cannot be ignored 
either. The electromagnetic field lines bend at the edge of the PCB or the discontinuities 
on the boards, like vias, connectors, and IC packages, leading to problems such as 
reflection and radiation [9].
The PDN performance is often analyzed based on the input impedance looking 
into the PCB from the package [10], which is called PDN input impedance. There is 
some standard input impedance that is called target impedance, calculated by the voltage 
ripple tolerance and the current profile designed by the chip vendor. Making sure the 
input impedance is under the target impedance is a very basic criterion to make sure the 
PCB PDN would meet the requirement [11].
In the industry, there are many kinds of commercial tools that help to calculate the 
input impedance and simulate the voltage and current. However, when the design is 
under expectations, the result is not enough to troubleshot which part causes the big 
impedance, which part makes the voltage go up and down, etc. A powerful methodology 
is proposed in PEEC at first [12], which could turn the high-speed working PDN into 
small RLC elements based on the mesh. This methodology opens a door for the 
equivalent circuit model extraction methodology afterword [13]. In PEEC, the RLC 
model is detailed but complicated, and difficult to build in the simulation tools, however, 
when we use plane pair PEEC and cavity model, at the same time we combine the 
branches using Kirchhoffs circuit law (KCL) and Kirchhoffs voltage law (KVL), the 
model would be much simplified. Overall speaking, the inductance could be divided into 
Labove. LPCB_plane, LPCB_Decap and Lpcb_ic. Since the equivalent circuit model is based on
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each geometry of the PCB PDN, it is easy to locate where the parasitic come from, 
where we need to add more capacitor, and on which frequency the capacitor will work 
better. The meaningful progress in the layout troubleshooting and circuit optimization is 
beneficial in the entire industrial production.
For the package PDN, the complicated structure of the dog bones and non­
through hole vias add more difficulty in extracting the circuit model. The traditional way 
used in PCB PDN will cause too much time in this complicated geometry. The good 
specialization of the package PDN is that because of the limited space for the surface- 
mounted capacitors, there are usually just several capacitors on the package and work for 
the frequency range around hundreds of megahertz. Since the small size of the package 
plane area and the horizontal via design, the package behavior is dominated by the 
capacitors and its current loop which will cause the parasitic inductance. Based on this 
theory, another methodology of equivalent model extraction based on the input 
impedance calculation from the commercial tools are proposed. Different from PCB PDN 
equivalent circuit model extraction based on PPP and cavity model, this package PDN 
model extraction method will simplify the calculation of each part of RLC and look at 
the model in a bigger picture, at the same time keep the details of capacitors effects in the 
circuit, so that the future optimized layout methodology and capacitors selection is 
benefited.
For the chip PDN part, because of the knowledge confidential reason, the detailed 
methodology to extract the circuit model of the vendor’s chip is not the focus here. A 
simplified circuit will be discussed to show how the chip works at high speed in general.
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This part is added to fulfill the system level methodology and make a whole story for 
future research.
1.2. A NOVEL IMPEDANCE MEASUREMENT METHOD
Compared with the analytical methodology, the measurement result is always 
more solid and convincing. However, because of the special geometry of the system 
PDN, the measurement is difficult in two aspects. One is the large frequency range, each 
part of the PDN works in a different range of the frequency, which means the impedance 
measurement needs to get the data in the large frequency domain, usually starts from 
kilohertz to several gigahertz. Another difficulty is the ultralow impedance, especially on 
the resonance frequency. We all know that the RLC resonance behavior will cause poles 
and deeps in the impedance curve, the deeps could be as low as several milliohms, this 
requires relatively high dynamic range instrument to do the measurement [15].
The traditional way to measure PCB PDN impedance is to use Vector Network 
Analyzer (VNA) to get S-parameter first and then calculate Z-parameter according to the 
setup circuit. The accuracy of the VNA method is highly based on the quality of VNA 
and could be affected by the measurement setup and calibration method easily. Usually 
one-port S11 and two-ports S21 measurement methods are considered. Some probes will 
be used to connect between VNA and the device under test (DUT). First, the impedance 
of the VNA port (50 ohms) is much higher than the PCB PDN impedance, which will 
decrease the sensitivity of the measurement result. For one-port S11 measurement, the 
result is dominated by the landing pad and via inductance, high-frequency impedance is 
highly influenced. For two-ports S21 measurement, even though shunt thru performs very
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high accuracy scaling down to milliohm order, there is still a lot of factors need to 
consider about, such as the common-mode current caused by the ground loop in VNA 
will cause the impedance starts higher than it supposed to be on low frequency. Besides, 
probes landing for two-ports measurement is very inconvenient and would cause parasitic 
inductance if the probes are landed closely in parallel. To de-embed the effect from 
probes, we can calibrate the probes using probe substrates, however, we cannot calibrate 
the probe ground and signal pins loop, which could be as big as 50pH and cause 300 
milliohms at 1GHz. We will discuss two-port shunt measurement theoretically in section 
IV. Even though for some special VNAs the frequency range could be lower than 
kilohertz, the VNA accuracy will decrease when the measurement frequency is under 
kilohertz [16].
LCR Meter and Impedance Analyzer are also used for impedance measurement, 
both have high accuracy over a wide impedance range and variety of test fixture 
selections. However, LCR Meter usually only works for no/limited frequency sweep and 
the only number is displayed instead of graphicly display, it is not convenient for over 
frequency analysis; while Impedance Analyzer functional frequency is limited to a small 
range, some of them work up to several Gigabit, higher frequency range is not available, 
or some of them work above several MHz, the lower frequency is not available [17].
The I-V approach is created afterward, which provides a new and practical 
approach of PCB PDN impedance measurement with easy landing, simple setup, less 
instrument quality dependent, and reliable results on a wide range of frequency 
advantages. The I-V method is using a signal generator and an oscilloscope, the 
measurement frequency could be as low as 1 Hertz depends on the signal generator and
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the oscilloscope. By measuring the voltage across the reference resistor, the impedance 
of the DUT could be calculated by the voltage divider equation. An I-V method-based 
probe is designed, which is combined of one signal pin, one ground pin, and one 
reference resistor. According to the I-V probe characteristics, a special I-V probe 
calibration method is created to decrease the parasitic effect. The easy-landing and low- 
frequency applicable performance makes the probe could be widely used for the 




2. BACKGROUND OF SYSTEM PDN
The power supply for the entire PDN system consists of a voltage regulator model 
(VRM), PCB, package, and chip as it is shown in Figure 2.1. Each part of the system 
will work in its corresponding frequencies. The chip PDN is used to provide sufficient 
charge and maintain the low voltage ripple at high frequencies as the distance from on- 
chip capacitance to the IC chip circuits is the shortest. PKG PDN is used to suppress the 
voltage ripple at the middle-frequency range and PCB PDN is used at the lower 
frequency range in the system PDN design. If we set the port at the die, as shown in 
Figure 2.2, at low frequency, the working capacitors are the bulk caps, with the increase 
of the frequency, the decaps on PCB start working and supplying the current to the 
system, then with the frequency goes higher, the decaps on the package and die will start 
working in their frequency range [18][19].
Figure 2.1 System-level power distribution network location and geometry.
From Figure 2.2, the peak caused by the resonance between the capacitance and 
the inductance is a big challenge of the impedance control. To troubleshoot which 
capacitance or inductance is the root cause of each frequency range, the physics-based 
equivalent circuit model is a useful tool that could give us a specific image of the design 
layout.
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Based on the current flow and the geometry of the system PDN, as shown in 
Figure 2.3, the chip-package-PCB system includes voltage regulator module (VRM), 
printed circuit board (PCB), chip package (PKG), chip die and capacitors (CAP).
Figure 2.2 System input impedance over different frequencies.
Figure 2.3 shows a modeling methodology that can accurately reveal how the 
structure design influences the power integrity performance remains to be developed, and 
a hierarchical circuit modeling method for system PDN has been widely used for power 
integrity analysis both in the frequency domain and time-domain. The dominant circuit 
elements at different frequency ranges are used to explain the role of the PDN from 
different levels in the system from the hierarchical circuit. The current paths in the PCB
and PKG are similar, which leads to the general PDN input impedance response. In 
PKG PDN or PCB PDN, the current comes from the ports, goes through the vias in the 
IC region, reaches the decoupling capacitors at the same level through the power-net area 
fill, and comes back to the port using the same path. The current path between PCB, 
package, and chip is shown in Figure 2.4. The current supplied to die comes from the 
PCB and goes through the package. Between the PCB and package, the connection is 
made with solder balls for BGA geometry.
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Figure 2.4 Side view of the interconnection of the PCB, package, and chip.
Figure 2.5 System power supply and voltage ripple analysis.
Analyzing the equivalent circuit model, optimizing the layout design, and 
decreasing the input impedance in the frequency domain would benefit from getting 
stable voltage in the time domain. Figure 2.5 shows the voltage ripple caused by the
11
impedance inconsistency. By analyzing the spectrum of the voltage, we can figure out 
which frequency range contributes the most, this is also the frequency range that the 
impedance will affect the most.
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3. PHYSICS-BASED CIRCUIT MODEL FOR PCB PDN
3.1. CAVITY MODEL
This section introduces how to model the PCB PDN based on cavity model and 
parallel plate PEEC (PPP), PPP can extract the circuit model for irregular power shape, 
while the cavity model is applied to a rectangular cavity. In this part, we set the port as 
the connection between PCB PDN and package PDN. According to the geometry of the 
PCB PDN, following the current loop from the port and back to the reference plane, the 
geometry could be segmented and named to different parts Labove. LpCB_plane, LPCB_Decap 
and Lpcb_ic.
Two thin metal layers with electrically small separation could form a cavity. This 
kind of geometry is modeled as a planar circuit based on the cavity model. Figure 3.1 
shows one example with one cavity and four vias and its equivalent circuit model. In the 
circuit model, the via and the plane around it in the cavity is represented as an inductor, 
and the capacitance between the two planes is calculated as plane-pair capacitance. The 
way to extract the circuit model for the cavity structure could also be used in multi­
layered PCB PDN geometries such as Figure 3.2.
Figure 3.1 Cavity model pair-plane example. a) A cavity geometry with 4 vias. 
b) The relative equivalent circuit model.
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The formulation of the impedance looking from position i with the source 
location j is explained as [15]
where, CP is a parallel plate capacitance for the first cavity mode with (m, n) = (0, 0) 
given by
ab
Cv ~  E d
and the inductance is found using,
(1)
(2)
j    <» y<» (2 ^m)(2 $n)Li j  = flj)Lm=oin=0 _j<2 y m n iUm n j
(m ,n )^ (  0,0)
(3)
where,
/m n \2 m n \2
k ihn  = , ^ 2 = ^ 2M£< and
f m n x ; \  f m n y ; \  . f m n W x; \  . f m n W y i \= cos cos (— J sine (^ - j  smc [— (4)
here, a, b, and d: Dimensions of the cavity along the x, y, and z directions, respectively, 
(xi, yi) : Location of the ith port,
Wxi, and Wyi : ith Port dimensions along the x and y directions, respectively, 
m, and n: Cavity mode indices in the x and y directions, respectively, 
p: permeability of the dielectric layer, and 
s: permittivity of the dielectric layer.
5m and 5n: the Keronechker delta function.
Based on the equation, the extracted inductance should be frequency dependence, 
however, it is also found that the inductance value is relatively constant till 60% of the
14
first cavity resonance frequency, which means for quite a big range of low frequency, 
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-A w ay from the IC
(a)
(b)
Figure 3.2 Multilayer PG structure. a) A multilayer power/ground structure with multiple 
via connections. b) Its corresponding circuit model from the cavity model.
Another advantage of the cavity model is that for the multiple layer cavity 
structure, it could be segmented into many small cavities horizontally and then cascade 
them together based on the KCL and KVL.
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3.2. PARALLEL-PLATE PEEC
The plane-pair PEEC (PPP) methodology is based on the partial element 
equivalent circuit (PEEC) methodology, which proposes a way to divide the geometry 
into electrically small cells, which is called mesh, and then model them with lumped 
circuits. In the PPP methodology, the planes are assumed to be thin metal sheets with 
equal and opposite currents on the top and bottom conductors. Orthogonal mesh cells are 
applied to both planes to form cell pairs which take advantage of the fast decay in the 
inductive coupling between the different elements. Figure 3.3 shows the mesh on a pair 
of planes with two vias using the PPP approach. For the via and port, since the density of 
the current is bigger, usually, the mesh is smaller.
Figure 3.3 The mesh of a pair of planes with two vais based on PPP.
The PPP approach converts electromagnetic problems into circuit problems, 
which can be solved efficiently while maintaining accuracy. The inductance term of 
every cell can be represented with partial self-inductance and partial mutual inductance. 





Where A is the cell area at each node, and d is the separation of the planes. The 
resistance of the plane is written as (6).
Rr = 2 Ax
aAyS (6)
Here a is the conductivity of the planes, Ax, and Ay are the dimensions for the 
cell in the perpendicular direction which is parallel to the current directions. It assumes
that skin-depth 5 = , is smaller than conductor thickness.
J n f p o
An equivalent circuit of the entire plane can be developed using the modified 
nodal analysis (MNA) method. By applying Kirchhoffs voltage (KVL) and current laws 
(KCL), the circuit equation can be written as (7).
( L  ^ ) ( t )  = (! f
W  L + R ' \ I '  V0,
(7)
Where, A is the incident matrix that stores all the connection information, Is is the 
external current source, L is partial inductance matrix, R is a resistance matrix, and C is 
the capacitance matrix. The current /and voltage^ at the notes can be calculated by 
solving the circuit equations. Then the current density of the planes is written as (8). Here 
w is the mesh cell dimension.
(8)
3.3. PHYSICS-BASED INDUCTANCE SEGMENTS ON PCB PDN
If we set the connection between PCB and package as the port, looking into the 
port the input impedance would include all the impedance the port sees when the current 
goes through the entire geometry to get the power supply.
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Based on the different frequencies, the current loop is different too. For low 
and medium frequency range, the current comes from the decaps, so the current loop that
includes Lpcb_ic, LPCB_plane, LPCB_Decap, and Labove. its equivalent inductance is named 
LPCB_EQ. As shown in
LpCB_EQ = LpcB_Decap + LPCB IC + LPCB P lane + La b o ve (9)
Figure 3.4 Current loop and each part of the PCB PDN inductance.
For the higher frequency, the current will go to the power plane to get the energy 
directly without going through the decaps. In this case, the inductance only matters is 
Lpcb_ic and Lpcb _plane. Figure 3.4 shows each part of the PCB PDN inductance based on 
the geometry.
Lpcb_eq is not a new theory and has been discussed in many related references. 
After many simulation experiences, some factors that would affect each part of the
inductance and the key to obtain the accurate inductance from the cavity model or PPP 
are summarized here for the future study.
Most of the inductance usually is related to the height of the geometry, because 
the bigger height will cause the bigger loop; for the power plane LPCB_plane, the bigger 
area will decrease the inductance, since the current will spread out without resistance in 
that way; in the same way, the narrow trace in the will cause the big inductance in 
LABOVE, which means the narrow trace should be avoided in the design. More details are 
shown in Figure 3.5.
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(a) (b) (c)
Figure 3.5 Decap connection Labove the PCB separation. a) Decap connection definition. 
b) Labove when the decaps are shorted. c) Decap part in the decap connection.
For the mutual inductance between the decaps in LPCB_ABOVE, the mounting 
pattern is very important, usually, the doublet pattern is the best way to offset the mutual 
inductance, more details are shown in Figure 3.6.
Figure 3.6 The physics-based circuit model extraction based on the PMSR. 
a) Doublet decap. b) Circuit model. c) Simplified circuit model.
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3.4. TARGET IMPEDANCE
PCB PDN input impedance is calculated based on the voltage ripple tolerance and 
the switching current. Usually, for each frequency there is corresponding voltage and 
current, so the impedance is different at each frequency point. In this way, the time 
domain problem could be expressed in the frequency domain, by detecting the 
impedance, the root cause of voltage ripple would be detected analytically.
^supply *-Perc e 'n t ad eSpecified
^target _  j
1switching
The target impedance should be defined in a way that is related to the switching 
current profile in the frequency domain. Usually, IC has two modes, working and resting. 
In a PDN design, the number of ICs in which switch varies with time. The switching 
current profile can be complex. For a simple approximation, the switching current can be 
modeled as the summation of triangle waves of different frequencies. The magnitudes of 
the frequency harmonics of the triangle waves decrease with the increase of the
frequency. Then, the target impedance definition increases at higher frequencies. The 
PDN input impedance and the target impedance is shown in Figure 3.7.
Z(/) target = R + j ^ L  (11)
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3.5. TEST EXAMPLE
To verify the physics-based equivalent circuit model extraction methodology, a 
board provided by the real industry is used for the test. This board has 8 layers and the 
fourth layer is for the core power distribution network. The top three layers and the 
bottom four layers are either used for signal or ground. Figure 3.8 shows the vertical 
geometry of this device under the test (DUT).
Figure 3.8 Stack-up for the device under the test.
Since usually, the IC needs different voltage value to work in the different 
functions, so the core power supply is not the only power area field on the board, several 
other power nets are sharing the PCB even the same layer, hence the core power area is 
not taking all the room in the fourth layer. In Figure 3.8, the green color stands for the 
core power network field, the red square on the right side is where the BGA locates, the
blue color is where the bulk caps and local decaps could be designed. There is also 
some small core power field on the top and bottom layer, however, the area is too small 
that could be ignored.
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Figure 3.9 Core power net field for the PCB PDN.
The next step is to analyze the current path in the PCB PDN on relatively low 
frequency, below several gigahertz. As it is shown in Figure 3.9, the current would have 
to go through the LPCB_IC and LPCB_plane to get more power. The next current path would 
be distributed into several small branches, since there are decaps under the IC, decaps far 
away from the IC on the top of PCB, decaps far away from the IC on the bottom of PCB. 
Usually, the three paths are in parallel and each of them will contribute to the current 
supply separately. And for each decap, there is LPCB_ABOVE caused by the surface 
mounted connection.
In this special example, Lpcb_ic and LPCB_Decap are calculated using the cavity 
model, for LPCB_plane since it is not regular rectangular shape, PPP is used to calculate the 
inductance and resistance. Lpcb_above is a geometry that can only be calculated by PPP.
The capacitance between the planes is calculated from the two parallel metal 
capacitance model equations. Figure 3.10 shows each part of the inductance and the 












Figure 3.10 Current loop in the PCB PDN.
To verify the accuracy of the circuit model, some commercial tool is used here to 
provide the reference data, which also use one port simulation from the BGA side. As 
shown in Figure 3.11, the simulation result from the extracted circuit goes well with the 
commercial tool, which proves the methodology is applicable here.
In the resulting curve, there is a big resonance on frequency around 2 MHz, to 
analysis the root cause of this big resonance we need to relate the result to the physical 
geometry in Figure 3.12, which shows there is a big inductance on the LPCB_Decap_top. 
Looking at the capacitor locations and the values, it is not difficult to find out that the 
decap located far away from IC has a bigger loop back to IC which leading to the bigger
inductance. To double confirm LpcB_Decap_top is the root cause of the big peak, we can 
change the inductance value in the circuit model and see how the curve changes.
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Figure 3.11 Equivalent circuit model extraction for PCB PDN.
Figure 3.12 Comparing the circuit model with the commercial tool.
To improve the impedance behavior during 2MHz, there are two solutions 
proposed and also verified by changing the circuit model. Method one is to add more 
decaps so that the parallel inductance will decrease the total inductance. Method two is to 
increase the capacitor values which are far away from the IC, in this way more current 
will be provided. In Figure 3.13 the two methods are proven.
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Figure 3.13 Two methods to improve the impedance behavior of PCB PDN. 
a) Adding more decaps. b) Changing capacitance.
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4. PHYSICS-BASED CIRCUIT MODEL FOR PACKAGE PDN
4.1. THE IMPORTANCE OF PACKAGE PDN
The package we are discussing here is the connection between PCB and chip. Its 
working frequency range is between several megahertz and hundreds of megahertz, 
which is the middle range of the chip switch working status. With such a high frequency, 
the inductance plays a very important role in the impedance.
(a) (b)
Figure 4.1 System-level PDN simulation in both time and frequency domain. 
a) Time-domain. b) Frequency domain.
From several example analysis in the industry, we can see most of the time the 
voltage ripple is not caused by the PCB PDN, but the package PDN. Such as in Figure
4.1, in the time domain, we can detect the voltage ripple and its time difference, from 
which we could calculate on which frequency there is impedance discontinuity. 
Comparing the result from the time domain, in the frequency domain we get a similar 
frequency range where the impedance is discontinuing. One more test is added on the test
model is that we added more decaps on the package, then we compare the voltage 
ripple behavior and the impedance, the result shows that adding more package decap 
could decrease the voltage ripple obviously, also the input impedance is flatter. With this 
investigation of the current flow in package PDN and its decaps, we summarized some 
short cut to building up the equivalent circuit model based on the commercial tool and the 
physical geometry.
4.2. THE GEOMETRY OF PACKAGE PDN
Compared to PCB PDN, PKG PDN is not a typical geometry where cavity models 
can be applied to. As shown in Figure 4.2, There are several unique features in the PKG 
PDN. Due to the routing complexity, the shape of the power net area fill is irregular with 
many voids and cut-outs. Also, there are many partial power or ground planes as a result 
of signal routing. The vias in the package are usually staggered vias instead of through- 
hole vias (as in most PCBs).
The number of vias changes layer by layer. A large number of vias also adds to 
the complexity of PKG PDN. The PKG PDN is usually modeled by neglecting these 
unique features or by using commercial software. These methods fail to explain the 
geometry structure’s influence on the input impedance. Also, due to the complexity, 
commercial tools usually take long simulation times and the post-analysis is limited.
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Figure 4.2 Side view of the package PDN geometry.
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The physics-based circuit model proposed in this work is partially based on the 
commercial tools combining the physical geometry analysis. To illustrate the 
methodology, a package from the industry is used as a DUT to do the analysis. As shown 
in Figure 4.3, there are four decaps on the package around the BGA. To simplify the 
circuit model, we could assume that from the planes there is only one capacitance 
between the planes and one inductance in the plane and vias. There are the four decaps 
branches which include the capacitance from the capacitor, the ESL, ESR, and the 
connection inductance.
Figure 4.3 Chip BGA and decaps location on the package.
4.3. EQUIVALENT CIRCUIT MODEL FOR PACKAGE PDN
In the simplified circuit model Figure 4.4, besides the inductance and capacitance 
caused by the on-package capacitors, only inductance and capacitance from the package 
planes are shown in the circuit. Next, we can use the commercial tool to calculate each 
segment one by one.
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First, we remove all the decaps, as shown in Figure 4.5, set the port in the 
simulation on the BGA site, the result in Figure 4.6 should only contain the plane 
capacitance and the inductance alone the plane. From the result, the capacitance could be 
calculated from C=1/Z/f/2pi, and the inductance could be calculated as L=Z/f/2pi.
Package
planes
A M A H  h  |
ESL ESR C 
^C o n n e c tio n  L
r W - V H h A M / H h
BGA
___
L J V  J
Decap 1 Decap 2 Decap 3 Decap 4
Figure 4.4 Package PDN equivalent circuit model.
Package
planes
Figure 4.5 Package PDN equivalent circuit model with all the decaps removed.
Next, we keep deactivate the C-plane and Lplane and only include one capacitor, as 
shown in Figure 4.7. ESR, ESL, and C are provided from the capacitor model. So, in this 
circuit model, the only thing unknown is the connection inductance Lconnection. By 
calculating the gap between two slopes, the Lconnection could be added to the circuit model.
Figure 4.8 shows the circuit simulation result matches the commercial tool very well 
after adding the Lconnection.
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Figure 4.6 Package PDN circuit model compared with the commercial tool.
Figure 4.7 Package PDN equivalent circuit model with only one decap activated.
Figure 4.8 Decap connection inductance calculation.
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For the other three capacitors, we can use the same way to finalize the Lconnection. 
After adding all the decaps and its connection inductance the circuit is finished, and the 
result matches the commercial tool very well in Figure 4.9.
Figure 4.9 Comparing the circuit model simulation result with the commercial tool.
4.4. SYSTEM ANALYSIS AND OPTIMIZATION
The result shows high inductance around frequency 300 MHz, comparing the 
circuit model, it is easy to locate the root cause is the high inductance caused by the big 
loop from the on-package decaps. We also found that there is one Lconnection much bigger 
than the others, checking the loop connection on the board and we found that there is 
something special for this decaps connection. In Figure 4.10, the yellow part is the power 
area field and seems power net covers the other three decaps but not the one one the left 
side. To improve the performance, the power net shape should be changed and the decaps 
should be closer to the BGA.
In this section, the equivalent circuit model extraction methodology is used in 
package PDN, combining with the simulation result from the commercial tool, some
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connection inductance is calculated. By analyzing the circuit structure and element 
values, the root cause of the peak in the impedance is located, an optimized layout design 
could be proposed accordingly.
Figure 4.10 Decaps connection with the power area filed in the package PDN.
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5. EQUIVALENT CIRCUIT MODEL FOR CHIP PDN
In this work the circuit model of the chip is provided by the vendor, the 
methodology is confidential and cannot be shared. However, the simplified model in 
Figure 5.1 is shared for the future research reference, and it will also be contained in the 
system-level circuit model in the next section.
Figure 5.1 Equivalent circuit model for the chip PDN.
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6.1. THE CASCADED SYSTEM PDN MODEL
In Section 3, 4, and 5 we discussed the physical-based equivalent circuit model 
separately for PCB PDN, package PDN, and chip PDN. In this section, we will cascade 
them together and see how the system behaves in the overall frequency range.
In the cascaded circuit, the port will be set on the die. PCB PDN works in the 
lowest frequency range and package works in the middle range, and for the high 
frequency, the chip PDN will dominate.
6. SYSTEM CIRCUIT MODEL AND VOLTAGE RIPPLE
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Figure 6.1 Cascaded circuit model with its impedance/frequency simulation result. 
(a) Cascaded circuit model. (b) Z impedance.
From the result in Figure 6.1, the two peaks stand for the two resonances. One 
is the between the PCB IC inductance and the package capacitance, the second one is 
between the package inductance and the chip capacitance.
To analysis the dominant part characters and connect the impedance curve with 
the geometry of the system PDN, Table 6.1 is made to illustrate the capacitor and 
inductor behavior of each resonance frequency.
34
Table 6.1 Dominate components for all resonances.
Figure 6.2 Current source.
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6.2. VOLTAGE RIPPLE ANALYSIS
The system circuit model extracted from the frequency domain could be used to 
do the voltage ripple analysis in the time domain with a current source. Figure 6.2 shows 
the current source we are using here in the simulation. Figure 6.3 shows the spectrum 
components of the current source in the frequency domain.
Figure 6.3 Current source spectrum analysis.
The current source here is to simulate the working environment of the die. 
Different die functions have different current profiles. Here we are using the burst mode 
to simulate the function with a fast transaction in the middle-frequency range, where we 
also have the big impedance value. Combining the current source and the system circuit 
model we can get the voltage simulation result, as shown in Figure 6.4.
The analysis in Figure 6.5 for the voltage in the frequency domain can help us to 
locate at which frequency the noise comes from the most, which will provide more target 
for the troubleshooting. Such as in this scenario, the most spectrum components are
around frequency 10, 20, and 40 MHz, which means in the frequency domain we need 
to pay more attention to the impedance at the same frequency range.
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Figure 6.4 Voltage ripple analysis.
1E7 1E8 1E9
Frequency/Hz
Figure 6.5 Voltage spectrum in the frequency domain.
6.3. SYSTEM PDN MODELING
The physics-based circuit model for system PDN proposed in the paper is based 
on several assumptions. Each part of the PDN is modeled using the physics-based circuit 
model separately. The system PDN is constructed by cascading S-parameters through
port settings. The procedure assumes that there is little or no coupling between the 
PDNs from different levels. In the top of the PKG, the vias in the IC region are assumed 
to have little or no mutual coupling with the vias near the PKG capacitors. Also, the 
voltage potential of the vias with the same net in the same group on the same layer is 
assumed to be the same, so that the parallel inductors can be merged to a single inductor.
ESL values from the vendor are used for the decoupling capacitors on PCB and 
PKG. The ESL values are not accurate and the coupling between the capacitors to the 
ground layers is ignored. Accurate models for the decoupling capacitors are needed.
The physics-based circuit model preserves the physical meaning of the geometry 
and connects the PDN response to the structures, the engineering circuit reduced from the 
physics-based circuit helps clearly illustrate current paths. These circuit models can be 
used both in the frequency domain and time domain. Apart from the post-layout 
simulation application, the circuits can be used for design improvements. The 
corresponding changes in the physics-based circuit model can represent the changes in 
real geometry. The PDN analysis can be performed fast without the changes in the 
layouts. Also, as the circuit model explains the current paths in the system, the 
understanding of how the geometry changes improve the PDN performance can be used 
to guide PDN designs.
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7.1. INTRODUCTION OF ZDC
A typical system-level PDN involves a multi-layer printed circuit board (PCB) 
with a large number of surface-mounted technology (SMT) capacitors placed in the x-y 
plane, along with package and on-chip PDN. The loop inductance associated from the 
decoupling capacitor to the power net area fill is represented as LPCB_decap. The current 
path impeded from the power net area fill to the IC is represented by LPCB_IC, whereas the 
mounting inductance associated with the decap is represented by Labove. Thus, the 
effectiveness of the PDN in minimizing the voltage ripple looking into the PCB can be 
supplemented using a greater number of decoupling capacitors, to benefit from the 
parallel current paths which lower the effective inductance (LPCB_EQ), as shown in Figure
7.1. Thus, an ideal PCB PDN design that can offer a larger capacitance right underneath 
the package balls of the IC is more desirable.
A novel decoupling concept of Z-Directed Component (ZDC) is proposed where 
the capacitor is embedded into the PCB directly below the package balls of the IC and 
extends through the board. This component is also connected directly to the power planes 
as it passes through the PCB.
The concept of ZDC was introduced in [49] using a preliminary 3D model. The 
system-level impedance profile of the ZDC is expected to provide much better 
performance compared to traditional SMT decoupling.
The primary objective of this paper is to evaluate the system level PDN 
performance using ZDC in contrast to the current SMT solution on a high volume,
7. SYSTEM LEVEL MODELING OF ZDC IN PDN
commercially available product. Thus, a computer peripheral product with system on 
chip (SoC) and an external memory subsystem is considered as a reference (REF) design 
for investigative purposes. This is achieved by first analyzing the PDN behavior looking 
through the SoC on the current SMT solution using a commercial tool. An equivalent 
circuit is modeled, representing the physics associated with the entire PDN. The 
simulation results using a commercial tool and the equivalent circuit model are validated 
using the impedance profile measurements. Then, utilizing the validated simulation 
model in a commercial tool, selected SMT PDN capacitors were removed from the 
design and substituted with ZDC components. Finally, the system level impedance 
profiles using both ZDC and SMT solutions are compared, showing the significant noise 
mitigation possible in a system using ZDC as opposed to SMT solution.
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Figure 7.1 Expected impedance profile of the ZDC.
7.2. PCB CIRCUIT MODEL EXTRACTION
Before exploring ZDC implementation on the current REF PCB design, it is 
necessary to understand the location of the existing decoupling capacitors which are 
shown in Figure 7.2. The current SMT solution on the REF PCB design comprises a total
of 33 capacitors for decoupling purposes. The distribution of the capacitors is such that 
a total of 25 decaps are placed on the bottom of the PCB with the contribution of six 
decaps being under the SoC region and nineteen decaps located 1 to 1 'A inch away from 
the SoC. Remaining eight decoupling capacitors are located 1 to 1 'A inch away from the 
IC are placed on the top of the PCB, as Figure 7.2.
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8 decaps on  top, 1 to 1 Vi inch  far 
aw ay from  IC
Figure 7.2 Crosssection view of the PCB with decaps.
In the equivalent circuit model, the decoupling capacitors are grouped based on 
their location and value, which corresponds to multiple resonant frequencies in the PDN 
impedance profile. As shown in Figure 7.3, all the 22uF decaps located away from the IC 
are grouped, and all the 100nF decaps which are beside the 22uF region form another 
group. Then, four out of six decaps under the IC region (since two decaps are removed to 
facilitate probing) are left ungrouped as the value of adjacent decaps differ in log-based 
fashion. Moreover, capturing the mutual inductance associated with the current paths of 
these local decaps is essential to maintain the high-frequency resonances i.e., tens of
MHz region. Finally, one 10nF decap located between 100 nF spread region, and the 
IC is maintained ungrouped to represent the higher frequency resonance effectively.
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Figure 7.3 Equivalent circuit model extraction.
Labove is the equivalent inductance from decap to the PCB above the top GND 
plane when decaps are shorted, including the trace, pad, and via inductances. As it is 
shown in Figure 7.4. In this case, the trace connected to the local decaps is long and thin, 
so it is necessary to include the Labove part in the equivalent circuit model. However, 
different from the cavity model structures, Labove geometry is not rectangular, so a cavity 
model methodology is not suited for the Labove geometry. A more accurate method based 
upon the partial element equivalent circuit (PEEC) methodology was utilized to solve this 
problem. In this methodology, Labove could be divided into electrically small cells, which 
can be modeled with lumped circuits due to a very small functional variation of field 
quantities along with the cells. Since the current flow through the decap and the top 
ground plane are in the opposite directions, the PPP methodology is used to calculate
Labove. The PPP method is more accurate and faster because of the orthogonal mesh 
cells and the faster decay of the inductive coupling between the different elements.
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Figure 7.4 Labove inductance loop geometry.
A Matlab code is utilized for PPP calculations, results including current 
distribution, and the inductance value. Take the local decaps under the IC for an example 
here, Figure 7.5 is showing the structure of the decap include the trace path and via 
locations, and the Labove current distribution. A higher current density is observed on the 
outer side of the decap, power, and ground trace and vias. The calculated result is 
showing that the inductance for Labove is around 300pH, which is not negligible. 
Especially when the capacitors are located close to the SoC, the inductance loop will 
dominant the high-frequency impedance.
Figure 7.5 Current distribution in PPP for Labove of one decap.
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7.3. SYSTEM LEVEL IMPLEMENTATION OF ZDC
The scattering parameters of the modified ZDC are obtained using a full-wave 3D 
simulation tool, and this part of the work is contributed by P. Vuppunutala.
Our final goal is to change the SMT capacitors to the ZDC and see how much the 
performance gets improved. By approaching this goal, we are using the commercial tool 
and replace the S_parameter of the SMT with ZDC, as shown in Figure 7.6. Meanwhile, 
to approve the commercial tool is giving the right data, SMT results from the commercial 
tool and the equivalent circuit model are compared, as it is shown in Figure 7.7. SMT 
performance and ZDC performance are also compared.
Figure 7.6 Replace 6 local decpas from SMT to ZDC.
Figure 7.7 Comparison of SMT and ZDC.
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In the impedance curve we can see around 1MHz there is a relatively high 
impedance peak which could cause a potential problem in the PDN system. This peak is 
caused by the 7 capacitors away from the SoC with 22uF value, shown in Figure 7.8. The 
big distance and the thick core compose a big loop from these capacitors to the SoC.
Figure 7.8 Decaps location and capacitance.
Figure 7.9 Impedance with rearrangement of capacitance value.
To smooth the impedance and at the same time keep the total capacitance, we
changed the capacitors with capacitance value 100nF to 8.1uF and removed the 22uF 
capacitors. Other parts of the design will remain the same. After doing this, as shown in
Figure 7.9, the impedance is much smoother without the peak caused by the 22uF 
capacitors.
In this section, the system-level performance of a novel Z-Directed Component 
(ZDC) is investigated and compared with the original SMT decoupling solution utilizing 
the PCB. Using the cavity model and Plane Pair PEEC (PPP) techniques, the current path 
physics associated with all the decoupling capacitors to the IC is captured and 
represented through an equivalent circuit model. The fidelity of the simulation results 
from a commercial tool is reassured by corroborating with both two-port measurements 
and the equivalent circuit model. Utilizing the commercial tool, the effective capacitors at 
higher frequencies are identified and depopulated. A new capacitor model is defined 
between the IC pins on the PCB and scattering parameters of ZDC are assigned to the 
capacitor model. It is demonstrated that the ZDC approach enables the system to achieve 
much lower impedances such as 1 milliohm around 8 MHz, compared to the SMT 
strategy. Above 10 MHz, the inductance profile of the PDN is reduced as much as 80% in
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the case of ZDC.
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8. TWO-PORTS SHUNT THRU VNA IMPEDANCE MEASUREMENT
8.1. PROBLEM FOR TWO-PORTS SHUNT THRU VNA MEASUREMENT
VNA method-based PCB PDN impedance measurement method is widely used, 
compared with one-port S11, shunt-thru two-ports S21 has a more reliable result with 
high accuracy scaling down to milliohm order. However, it includes an unwanted DC 
ground loop due to the RF connections of the two ports grounds at the instrument panel 
and the DUT ground connection located remotely at DUT. The induced common mode 
current will highly affect the result according to the measurement data. The measurement 
setup is two single-ended microprobes in Figure 8.1 that landed on pure copper tape. On 
the lower frequency and lower impedance, more current goes through the ground loop in 
the instrument and less accurate impedance result we can achieve [44]-[46].
(a) (b) (C)
Figure 8.1 Single-ended probes. a) The single-ended probe used for two ports 
measurement. b) Calibration substrate TCS50. c) Probe station.
On the other hand, two-ports shunt thru measurement requires a pair of single- 
ended micro-probes, each probe has one signal pin and one ground pin. The two signal 
pins will share the same power pads, and two ground pins share the same ground pads. 
Usually, on PCB PDN the design layout is well integrated, the pads sizes are limited,
which leading to the two probes will be landed very close, so parasitic inductance gets 
involved in this way. The closer the probe is landed; the more mutual inductance will be 
induced [47]-[49].
The VNA two ports measurement principle is showed in Figure 8.2. When Zpdn is
very small, and Zvrobe «  1 [7],
Z0
ZpDN = z 2i = i f  * (12)2 1-̂ 21
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Figure 8.2 Equivalent circuit of the two ports measurement.
8.2. MUTUAL INDUCTANCE IN TWO-PORTS SHUNT THRU
A separate measurement is designed here to show the impact of the mutual 
inductance between the tips of the two probes. The single-ended microprobes from 
company Packetmicro are used in this test measurement. As shown in Figure 8.1, each 
probe has two pins, one is the signal pin, another is the ground pin. The calibration 
substrate TCS50 is designed by Packetmicro to calibrate until the tips of the probe. The 
substrate calibration includes short, open, and thru. The special TCS50 Cal-kit could be 
downloaded from the website and installed in the VNA, in this way a specific calibration 
procedure is designed. The probe station, as shown in Figure 8.1 will be used to fix the
probes and help with probes landing. This measurement is performed on a piece of 
copper board fixed on a standard, with 8cm length and 4cm width, which could provide a 
short circuit with a very low impedance between the landing pins of the two probes. 
Figure 8.2 is a schematic diagram to show the measurement setup.
After calibration, land the two probes on the copper board in parallel, ground pin 
close to the ground pin, and signal pin close to the signal pin as it is shown in Figure 8.3. 
Then keep the measurement setup remains the same, and only change the distance 
between the two probe tips in the horizontal level gradually from 0.2 mm to 3 mm and 
measure S-parameter.
On low frequency, the copper board is a low resistance resistor, while on the high 
frequency the inductance character shows up and the mutual inductance between the two 
probes could be calculated from the slope of the inductive result. The result shows that 
with moving the probe tips apart the mutual inductance could be decreased since the 
adjacent magnetic field is getting weaker. A simulation model of probes is also built in 
the full-wave simulation software, using the same setup in the software as the real 
measurement and the simulation result is compared with the measurement result for 
reference.
Both the measurement and simulation result is shown in Figure 8.4 and Table 8.1. 
The reason caused higher impedance on low frequency in the measurement result is the 
ground loop in VNA as we discussed before. In the measurement the nearest case that we 
can land our probe pins 0.2 mm apart and its measurement result shows the mutual 
inductance is less than 50 pH, a similar result also shown in the full-wave simulation 
software. This mutual inductance could cause as much as 300 milliohms impedance on 1
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GHz. So, to keep the mutual inductance low, the suggested distance is more than 3mm, 
which will cause 60 milliohms at 1GHz and at the same time not too far away to cause 
the signal is attenuated.
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Figure 8.3 Measurement setup of VNA two ports measurement.
-----  Simulation, 0.3 mm, 1^,-41.4pH
-----  Simulation. 0.8 nun. L»=19.7pH
-  Simulation, 1.5 mm, La-’l5.4pH 
Simulation, 3.0 mm, L*,- 9.5pH
-----Measurement. 0.3 mm. 1^=40^11
-----  Measurement. 0.8 mm. L„,-19.7pH
- Measurement. 1.5 mm. 1^=9.6pII 
Measurement. 3.0 mm. 1^=5.3pH
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Figure 8.4 VNA method based on the different distances between the probe tips.
In the PCB PDN two-ports shunt thru measurement, we used copper tape to 
extend the power and ground pad. When we move the two probes apart the impedance on
high frequency is getting less, which also approved the mutual inductance is relative to 
the distance of the probe.
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Table 8.1 VNA method measurement and full-wave simulation result.






9. A NOVEL IMPEDANCE MEASUREMENT METHOD
9.1. BACKGROUND INTRODUCTION
An I-V method-based impedance measurement technique for power distribution 
network (PDN) in the printed circuit board (PCB) is proposed and compared to the 
traditional impedance measurement methods, such as LCR meters, Impedance Analyzers 
and Vector Network Analyzers [20]-[23]. I-V method uses a scope to measure the voltage 
across the reference resistor in time domain under different frequency conditions and the 
measurement result will be post-processed and transformed to the frequency domain in 
MATLAB, the impedance of the device under test will be calculated using self-created 
codes, in this way a frequency-based impedance result could be graphicly displayed. An 
I-V method-based probe is designed and fabricated accordingly.
The performance of the new design probe is verified by comparing the PCB PDN 
impedance measurement results with two-ports shunt through the VNA method [24]. A 
self-designed substrate is used as the calibration standard. To de-embed the parasitic 
parameters in the I-V probe, a special calibration method is created in MATLAB 
according to the characteristics of the probe structure [25].
Modern circuits are operating at increasing speed, which requires a stable power 
supply with lower voltage and higher power. In this way, the amount of current 
consumption is greatly increased [26], which is leading to a big challenge in the design of 
impedance control. The printed circuit board (PCB) power distribution network (PDN) is 
the ratio of voltage tolerance to current [27]. When the voltage goes down 10% and the 
power goes up 10%, the PCB PDN must go down 20% to keep the current consistent.
With the increasingly dependent on the optimum of PCB PDN, PDN 
impedance measurement requires high accuracy and fidelity. Especially the special 
characteristics of the PCB PDN that capacitance, inductance, and low resistance in series, 
the impedance could be as low as several milliohms at resonance frequency range, so 
impedance measurement is challenging in both time domain and frequency domain [28]- 
[30].
A traditional way to measure PCB PDN impedance is to use Vector Network 
Analyzer (VNA) to get S-parameter first and then calculate Z-parameter according to the 
setup circuit. The accuracy of the VNA method is highly based on the quality of VNA 
and could be affected by the measurement setup and calibration method easily [31]-[33]. 
Usually one-port S11 and two-ports S21 measurement methods are considered. Some 
probes will be used to connect between VNA and the device under test (DUT). First of 
all, the impedance of the VNA port (50 ohms) is much higher than the PCB PDN 
impedance, which will decrease the sensitivity of the measurement result. For one-port 
S11 measurement, the result is dominated by the landing pad and via inductance, high- 
frequency impedance is highly influenced [34]. For two-ports S21 measurement, even 
though shunt thru performs very high accuracy scaling down to milliohm order, there is 
still a lot of factors need to consider about, such as the common-mode current caused by 
the ground loop in VNA will cause the impedance starts higher than it supposed to be on 
low frequency [35]-[38]. Besides, probes landing for two-ports measurement is very 
inconvenient and would cause parasitic inductance if the probes are landed closely in 
parallel. To de-embed the effect from probes, we can calibrate the probes using probe 
substrates, however, we cannot calibrate the probe ground and signal pins loop, which
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could be as big as 50pH and cause 300 milliohms at 1GHz. We will discuss two-port 
shunt measurement theoretically in section IV. What is more, the VNA method result 
frequency is limited to above more than hundreds of kilohertz. Even though for some 
special VNAs the frequency range could be lower than kilohertz, the VNA accuracy will 
decrease when the measurement frequency is under kilohertz [39].
LCR Meter and Impedance Analyzer are also used for impedance measurement, 
both have high accuracy over a wide impedance range and variety of test fixture 
selections. However, LCR Meter usually only works for no/limited frequency sweep and 
the only number is displayed instead of graphicly display, it is not convenient for over 
frequency analysis; while Impedance Analyzer functional frequency is limited to a small 
range, some of them work up to several Gigabit, higher frequency range is not available, 
or some of them work above several MHz, the lower frequency is not available [40]-[43].
The I-V approach is created afterward, which provides a new and practical 
approach of PCB PDN impedance measurement with easy landing, simple setup, less 
instrument quality dependent, and reliable results on a wide range of frequency 
advantages. The I-V method is using a signal generator and an oscilloscope, the 
measurement frequency could be as low as 1 Hertz depends on the signal generator and 
the oscilloscope. By measuring the voltage across the reference resistor, the impedance of 
the DUT could be calculated by the voltage divider equation. An I-V method-based probe 
is designed, which is combined of one signal pin, one ground pin, and one reference 
resistor. According to the I-V probe characteristics, a special I-V probe calibration 
method is created to decrease the parasitic effect. The easy-landing and low-frequency
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applicable performance makes the probe could be widely used for the measurement of 
the impedance of the power distribution network in the printed circuit board.
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9.2. I-V METHOD PRINCIPLE
Starting from the basic circuit as in Figure 9.1, a reference resistor Rref is 
connected to the device under the test (DUT) in series. Zdut is the impedance of the DUT 
which we want to work out. AC signal power is injected from Rref to DUT and goes back 
to the ground to close the loop. When the voltage across the reference resistor V1 and V2 
is known, the current of the DUT could be calculated from the Kirchhoff's circuit laws, 
since the DUT is sharing the same current with the reference resistor, then the impedance 
of the device under the test Zdut could be calculated accordingly based on
Zdut = —  = -  Rref (13)aut W  V2-V1 reJ
To make this principle realistic, a signal generator could be used to generate the 
AC signal and an oscilloscope is used to measure the voltage across the reference resistor 
as shown in Figure 9.2.
Figure 9.1 The simplified equivalent circuit of the I-V method.
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9.3. PRINCIPLE VALIDATION BY SOLDERED COAXIAL CABLE
To verify this principle, we did the measurement with coaxial cables which are 
soldered to the DUT on the one end and connected to a signal generator or oscilloscope 
on the other end, the measurement setup and result is shown in Figure 9.3 and Figure 9.4. 
The DUT used in this paper is a 4 layers PCB PDN device that fabricated and used in the 
real industry. We kept all the local and bulk decaps but removed the chips so that we 
could see big capacitance behavior in low frequency, big inductance behavior on high 
frequency, and resonance with low resistance on the middle range of the frequency. The 
reference data used in this paper comes from vector network analyzer (VNA) two-ports 
shunt thru measurement S21 using two single-ended probes from company Packetmicro 
and will be discussed more in section IV. This method will be referred to as the ‘VNA 
method’.
Figure 9.2 I-V method measurement setup.
The measurement result of the I-V method and VNA method proves that this I-V 
principle could work very well within 1GHz frequency. This approach provides an 
accurate and applicable PCB PDN impedance measurement method which could be used
for several hertz frequencies. However, the soldering work could cause damages to the 
DUT and changes the parasitic of the connector, hence we propose a probe that could be 
easily landing on different kinds of DUT. Based on these requirements a specific I-V 
method-based probe is designed and compared with traditional VNA method 
performance.
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Figure 9.3 I-V method soldering connection measurement setup.
Figure 9.4 I-V method soldering connection and VNA method measurement.
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9.4. I-V METHOD BASED SELF-DESIGNED PROBE
Since PDN impedance could be as low as several milliohms, the challenging part 
of probe design is to make the probe work down to milliohm order. To increase the 
performance, several main factors are taken into consideration in the probe design, 
including the reference resistor, the probe pins, and the contacting resistance. The 
reference resistor size should be as small as possible to decrease the parasitic caused by 
the soldering problem. Also, to provide a reasonable reference when calculating the 
impedance of the device under the test, the resistance value should be comparable with 
the impedance of the device under the test. Here we use 0201 package size of surface 
mount resistor with 1-ohm resistance value, as shown in Figure 9.5.
(a) (b)
Figure 9.5 I-V method probe. a) Probe structure. b) Dimension details.
Based on the I-V principle we added two pins to the I-V probe, one is for signal 
and another one is for ground. The distance between the two pins and the length of the 
pins will make a difference in the parasitic inductance. To decrease the parasitic 
inductance, we need to make the current loop as small as possible, at the same time also
considering the operability of the measurement, the distance between the pins here is 
1.2 mm and the length of the pins is 1.2 mm. Based on the practical measurement, the 
contacting resistance is relevant to the material of the probe pins and contact strength. To 
make sure the pins won’t break when we add the contact strength between the probe and 
the DUT, the pins we use here has strong mechanical strength and flexibility.
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Figure 9.6 Comparing the simulation result with and without the calibration probe.
a) Impedance. b) Phase.
Figure 9.7 Zoom-in view for I-V probe pins. 
9.5. I-V PROBE CALIBRATION
Even though during the probe design we tried to decrease the reference resistor 
size and the probe pins current loop and increase the contact strength, there still could be
some parasitic problem such as the parasitic of the soldering of reference resistor, the 
inaccuracy of the reference resistor resistance value and the parasitic of the probe pins. A 
calibration method is created based on the characteristics of the I-V probe which could be 
used to de-embed the parasitic considered. The result is shown in Figure 9.6.
During the calibration, the impedance of the reference resistor will be considered 
as Zref and the parasitic caused by the probe pins will be considered as Zprobe as shown in 
Figure 9.8. Both Zref and Zprobe are unknown parameters and will be calculated after the 
calibration. Zsubstrate is the impedance of the calibration substrate which will be considered 
as the parameter already known. The calibration substrate is shown in Figure 9.7.
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Figure 9.8 I-V probe calibration equivalent circuit.
Signal generator
Scope channel 2
P ro b e  s ta tio n
C a lib ra tio n  su b s tra te
Scope channel 1
Figure 9.9 I-V probe calibration setup.
The calibration setup and the substrate are shown in Figure 9.9. Based on the I­
V principle discussed before we could get the equation (14), and to calculate Zref and 
Zprobe we use two time-calibration, one is on a short substrate to get (15) and another one 
is on a substrate with a resistance value 10 ohms package size 0603 surface mounted 
resistor to get (16). Combining (15) and (16), Zref and Zprobe could be calculated. After 
calibration, another measurement will be done, and this time the parameter Zref and Zprobe 
could be used to calculate Zdut the impedance of the device under the test as in (17).
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V2 _ 50(̂ probe+̂ substrate)
(yt—V2~)/Zref 50+̂ probe+̂ substrate (14)
V21 5°Zprobe 
(Vii- V2i)/Zref 50+Zprobe (15)
V22 _ 50(Zprobe + 10')
(Vl2- V22)/Zref 50+Zprobe + 10 (16)
V23 _ 50(̂ probe+̂ dut')
{Vl3—V23)/Zref 50+Zprobe+Zdut (17)
V24'e^2n̂ ^  _ 50(Zprobe+Zdut')
(Vl4' e j 2nf  ̂ —V24~)/Zref 50+Zprobe+Zdut (18)
9.6. I-V PROBE PCB PDN IMPEDANCE MEASUREMENT
As in Figure 9.10, the AC signal will be generated from a signal generator and 
goes through the reference resistor on the I-V probe, the voltage across the reference 
resistor could be measured by two channels of an oscilloscope. To increase the contact 
strength between the probe pins and the device under the test, the probe is fixed on the 
probe stations, which are provided by company Packetmicro. In this way, it is easier to 
control the probe landing and calibration. The DUT we are using here is the power
distribution network on a four-layer printed circuit board integrated with chips of 
different functions.
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Figure 9.10 Measurement setup. a) I-V probe measurement setup. b) zoom-in view of 
probe pins landing on the ground and power pad of DUT.
9.7. MEASUREMENT RESULT AND ANALYSIS
Comparing the measurement result of the I-V method and VNA method in Figure 
9.11 and Figure 9.12, the I-V probe shows good performance on the low frequency from 
100KHz to around 40 MHz, the lowest impedance measured by the I-V probe is 2 
milliohms at the frequency 3MHz. The data result also shows that at the high frequency 
there is some ripple. After analysis the ripple could be caused by the 50-ohm line towards 
the voltage meter is not terminated properly at both ends creating reflections, or the 
distance between the reference resistor and the DUT, or the parasitic problem on the
calibration substrate.
For future work, a probe with a smaller reference resistor and shorter distance 
between the reference resistor and the DUT could be designed to decrease the ripple 
problem.
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Figure 9.11 I-V method and VNA method measurement result for PCB PDN.
Figure 9.12 I-V method and VNA method measurement result for 0.2 ohms DUT.
This section presents an interesting high accuracy probe measurement technique. 
Different from the traditional VNA method I-V method measurement could use simple
instruments voltage meter and signal generator and calculate the impedance for the 
different frequency based on the voltage divider, and the frequency of the measurement 
data could be as low as 1Hz. The measurement speed is limited by the scope and signal 
generator.
To verify the I-V method, a probe is designed accordingly and the I-V principle- 
based soldering connection measurement result shows that the I-V principle-based PDN 
impedance measurement could work very well within 1GHz frequency bandwidth. 
Compared with the VNA method the I-V method has an easier landing, simpler setup, 
lower frequency, and less instrument quality dependent advantages. This approach 




A physics-based circuit model is proposed for system PDN analysis. The physics- 
based circuit modeling methodology is applied to a real complex system. The PDN input 
impedance shows a good match with that from commercial tool PI analysis. With further 
reduction in the physics-based circuit model, an engineering circuit model is proposed to 
explain the current paths in the system. Both of the circuits are suitable for post-layout PI 
analysis and the pre-layout PDN design guidance as the circuit models can relate the 
geometry structures to the PDN response.
In the last section of this work, an interesting high accuracy probe measurement 
technique is discussed. Different from the traditional VNA method I-V method 
measurement could use simple instruments voltage meter and signal generator and 
calculate the impedance for the different frequency based on the voltage divider, and the 
frequency of the measurement data could be as low as 1Hz. The measurement speed is 
limited by the scope and signal generator. To verify the I-V method, a probe is designed 
accordingly and the I-V principle-based soldering connection measurement result shows 
that the I-V principle-based PDN impedance measurement could work very well within 
1GHz frequency bandwidth. Compared with the VNA method the I-V method has an 
easier landing, simpler setup, lower frequency, and less instrument quality dependent 
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